$npx skillfedfor your agent

dvsim

DV system

With conditionsPyPI Build ToolsReleased Aug 202682.0K downloads / moApache-2.0Pure Python

Decision gist · record as of 2026-08-14

pure-Python wheel — dvsim-1.50.1-py3-none-any.whl
v1.50.1 · released 2026-08-07 · Python >=3.10 · 14 runtime deps: anybadge, click, enlighten, gitpython, hjson, jinja2, matplotlib, plotly

Yes, if you are working on ASIC or chip design verification. DVSim is actively maintained, has no known vulnerabilities, and low install friction. It solves a real problem in hardware design by standardizing EDA tool orchestration. Install it if your project uses multiple EDA flows; it is not useful for general software development or outside hardware design contexts.AI-flagged interpretation of the facts on this page — verify before relying

Before you install

  • Requires Python 3.10 or later.
  • Designed for ASIC projects with EDA tools; primarily useful in hardware design environments.
  • Low install friction with a pure-wheel distribution.

License · maintenance · safety

Apache-2.0 (permissive) — Apache License 2.0 (permissive) allows commercial and private use with minimal restrictions; you must retain license notices and provide a copy of the license.

last release 2026-08-07 (7 days)

0 known vulnerabilities (OSV.dev, 2026-08-14) · 81,954 downloads/mo, #14,190 on PyPI

Verify before relying

pip install dvsim

from dvsim import DVSim
# Then use dvsim command-line tool to run EDA flows
  • Whether DVSim can be used standalone or requires external EDA tools (Synopsys, Cadence, etc.) to be pre-installed
  • Specific EDA tool versions or platforms supported beyond the flow types listed
  • Whether the package includes example projects or requires user-provided design files
Same gist for agents: .md · .json

What it is and what it does

DVSim is a standardized command-line interface and orchestration layer for running EDA (Electronic Design Automation) tool flows in ASIC and chip design projects. It wraps multiple verification and synthesis steps—simulations, formal property verification, lint checking, synthesis, CDC (Clock Domain Crossing), and RDC (Reset Domain Crossing) analysis—into a single, repeatable workflow. Originally developed for the OpenTitan open-source Root of Trust project, it generalizes to any ASIC project.

The package depends on common Python tools for visualization (matplotlib, plotly), configuration (pyyaml, hjson, toml, pydantic), templating (jinja2), and CLI interaction (click, enlighten). It generates reports and badges (anybadge) and integrates with git workflows. Installation is straightforward via pip into a virtual environment, though practical use requires access to EDA tools and design files in a hardware development environment.

Use it for

  • Automate and standardize simulation runs across multiple testbenches in a chip design project
  • Run formal verification and connectivity checks as part of a continuous integration pipeline
  • Execute lint and synthesis flows with consistent tool configurations and reporting
  • Generate coverage reports and unreachability analysis for design verification sign-off
  • Orchestrate multi-step EDA workflows (e.g., lint → synthesis → formal) from a single command

Worth the install?

AI-flagged interpretation of the facts on this page. Verify before relying on it.

With conditions

Yes, if you are working on ASIC or chip design verification.

DVSim is actively maintained, has no known vulnerabilities, and low install friction. It solves a real problem in hardware design by standardizing EDA tool orchestration. Install it if your project uses multiple EDA flows; it is not useful for general software development or outside hardware design contexts.

Install

dvsim on PyPI

Before you install

Low install friction with a pure-wheel distribution. Actively maintained with a release 7 days ago. Requires Python 3.10 or later and brings in 14 runtime dependencies including plotting, YAML parsing, and CLI tools.

Requires Python 3.10 or later. Designed for ASIC projects with EDA tools; primarily useful in hardware design environments.

License in practice

Apache License 2.0 (permissive) allows commercial and private use with minimal restrictions; you must retain license notices and provide a copy of the license.

Quickstart

pip install dvsim

from dvsim import DVSim
# Then use dvsim command-line tool to run EDA flows

Verify before relying

  • Whether DVSim can be used standalone or requires external EDA tools (Synopsys, Cadence, etc.) to be pre-installed
  • Specific EDA tool versions or platforms supported beyond the flow types listed
  • Whether the package includes example projects or requires user-provided design files

Package facts

LicenseApache-2.0 permissive
Python supportSupports the current Python release >=3.10
Install frictionLow. Pure-Python wheel
Runtime dependencies
14 packages
anybadgeclickenlightengitpythonhjsonjinja2matplotlibplotlypsutilpydanticpyyamltabulatetomltyping-extensions
MaintenanceActively maintained 7 days since the last release
First released
Downloads81,954 / month, #14,190 on PyPI 30-day window, as of 2026-08-14
Known vulnerabilitiesNone known OSV.dev, checked 2026-08-14

Evidence: dvsim-1.50.1-py3-none-any.whl

Tags

Capabilities
EDA tool flow automationASIC design verificationsimulation and formal verification runnerdesign verification build systemchip design workflow orchestrationhardware verification frameworklint synthesis coverage automation
Topics
hardware-designeda-toolsasic-verification

Let your AI agent find packages like this

Example. Real query, live index.

You found this page by searching. An agent finds it by wishing: SkillFed indexes 14,416 PyPI packages by what they can do, searchable in plain language.

wish › “ASIC design verification”

  • dvsimDVSim is a Python-based build and run system that orchestrates EDA…
  • siliconcompilerSiliconCompiler is a modular hardware build system that automates…
  • lambdalibLambdalib provides technology-agnostic hardware abstraction for ASIC…

Give your agent the search over MCP, or paste the wish link into any chat.

More Build Tools packages

packaging Worth it
PyPI · Build Tools · released Aug 2026

Provides reusable utilities for Python packaging interoperability, including version handling, specifiers, markers, requirements, tags, and metadata parsing according to standards like PEP 440 and PEP 425.

Apache-2.0 OR BSD-2-Clausepure Python · 3.9+
2.2Bdownloads / mo
tqdm Worth it
PyPI · Libraries · released Jul 2026

Wraps any iterable to display a real-time progress bar in the terminal or Jupyter notebook, showing iteration count, elapsed time, and estimated time remaining.

copyleftpure Python · 3.8+
648.6Mdownloads / mo
pip Worth it
PyPI · Build Tools · released Aug 2026

pip is the standard installer for Python packages, enabling you to download and install packages from the Python Package Index and other indexes into your Python environment.

MITpure Python · 3.10+
617.5Mdownloads / mo
hatchling Worth it
PyPI · Python Modules · released Aug 2026

Hatchling is a standards-compliant Python build backend that handles packaging, metadata, and distribution of Python projects when configured in a project's pyproject.toml file.

MITpure Python · 3.10+
484.2Mdownloads / mo
grpcio-tools Worth it
PyPI · Build Tools · released Jul 2026

Generates Python gRPC service stubs and message classes from Protocol Buffer definitions, enabling developers to build gRPC clients and servers.

Apache-2.0compiled wheel · 3.10+
278.2Mdownloads / mo
pre-commit Worth it
PyPI · Build Tools · released Aug 2026

pre-commit is a framework for installing and running git hooks written in any language before commits are made, automating code quality and validation checks across multi-language projects.

Install it if your team needs consistent, automated validation at commit time.

permissive licensepure Python · 3.10+
179.9Mdownloads / mo

See also gdsfactoryplus · siliconcompiler · edalize · gdsfactory · peakrdl-regblock · kfactory · klayout · lambdalib · gdstk · fusesoc